

# Upstream Tracker Upgrade at LHCb

Kai Liu

Lanzhou University

On behalf of LHCb Collaboration

7th International Workshop on Future Tau Charm Facilities, 2025, Huangshan



2025/11/25





Kai Liu, LZU



- LHCb and the future upgrades
- Sensor design and tests
- R&D of Module and stave
- Summary


# LHCb : what it looks at present

- Removing the hardware trigger
- Increase luminosity by a factor of 5
  - $4 \times 10^{32} \text{ cm}^{-2} \text{ s}^{-1} \rightarrow 2 \times 10^{33} \text{ cm}^{-2} \text{ s}^{-1}$
- Upstream Tracker (UT):
  - 4 layers silicon strips detector



- To fully explore flavour physics potential
- In LS3: enhancement work (Upgrade Ib)
  - For ECAL, RICH, DAQ,...
- Upgrade II operates at HL-LHC
  - Target luminosity  $1.0 \sim 1.5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ 
    - Baseline:  $1.5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
    - Middle/low-descoping  $1.0 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
  - $300 \sim 350 \text{ fb}^{-1}$

Run 3			LS3			Run 4				LS4		Run 5						
2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	
TDR phase			Construction phase							Installation		Exploitation						




## Challenges:



- Pile-up :  $\sim 1 \rightarrow 5$  (Upgrade I)  $\rightarrow 40$  (Upgrade II)
- High multiplicity, hence high occupancy
- Higher requirement on radiation hardness

## Upstream Pixel Detector (UP)

- A MAPS based pixel detector proposed




Vertex Locator (VELO)




# Why we need UP detector


- Upstream and downstream tracks, UP is crucial in
  - Tracking efficiency
  - Reduce ghost rate
  - Momentum resolution
- Improvements for long tracks: with low ghost rate, better momentum resolution




Upstream tracks –  
Tracking efficiency



Long tracks – ghost rate



Long tracks –  
momentum resolution







Fluka simulations performed, better insight

- NIEL:  $1 \times 10^{15} N_{eq\ 1MeV}/cm^2$
- TID: 63 Mrad
- If we take the safety factor as 4:
  - NIEL:  $4 \times 10^{15} N_{eq\ 1MeV}/cm^2$
  - TID: 250 Mrad


Chip candidates: Radpix, COFFEE, MightyPix, ...

Parameter	Specification
Pixel size, square rectangular	$< 85 \times 85 \mu m^2$ $< 50 \times 200 \mu m^2$
Substrate thickness	$< 200 \mu m$
Max. particle rate hit rate	$74\ MHz/cm^2$ $150\ MHz/cm^2$
Max. length of data word	32 bits
Transmission rate	$N \times 1.28\ Gbps$
Overall efficiency	$> 96\%$
In-time efficiency	$> 99\%$ within 25 ns
Noise rate(end of life)	$< 400\ kHz/cm^2$
Rad-hardness(NIEL) (TID)	$4 \times 10^{15} n_{eq}/cm^2$ 250 MRad
Power consumption	$< 200\ mW/cm^2$

- Development of 1/4-size Radpix1 using Lfoundry 150 nm progressing well, target to have results ready by TDR 2026
- Optimization of Pixel Matrix for power ( $150 \text{ mW/cm}^2$ ) and speed (99% in-time efficiency) requirements with the different pixel flavors
- Ongoing:
  - Design of readout periphery for compatibility with LHCb protocols, and power budget
  - Analog blocks (LVDS transmitter & receiver, power-on-reset, voltage regulator)
  - Design verification and FPGA emulation





- COFFEE1: validate the low leakage process
- COFFEE2: exploring and verifying the process characteristics
- COFFEE3: verifying different readout circuit structure and core performances
- In future : fully functional small size → fully functional full size




## COFFEE3:

- a small prototype to implement two complete readout pixel array scalable for larger chip;
- chip submitted in January and received in end May
- A lot of encouraging results have been obtained

Architecture 2: for future quadruple-well process, **CMOS design in-pixel**








COFFEE3 design







Architecture 1: for current triple-well process, **NMOS design in-pixel**

- Proton irradiations at CSNS (China Spallation Neutron Source)
- Under an irradiation fluence of  $1 \times 10^{14} n_{eq}/cm^{-2}$ ,  
the chip can still maintain normal operation, proving strong radiation tolerance






## Passive diode array(PDA):




Responsive to  $\alpha$ - and X-rays


## PLL:



- Breakdown voltage ~70 V
- Leakage ~ few tens pA
- LVDS transceiver supporting 1.28 Gbps data transmission
- Delay Locked Loop(DLL) delivers clock phase decay as expected



DLL LVDS driver/receiver









LVDS & DLL



- CSA(charge sensitive amplifier) working as expected with charge injection
- End of column readout function validated


NMOS-only in-pixel digital design:  
lower power consumption in pixel






## CSA+Comparator

- In-pixel CSA and comparator working as design
  - With laser irradiation, clear CSA and comparator output
  - Typical TOT of laser signal 1-2  $\mu\text{s}$ , agree with simulation
- Pixel also response to Fe55 signal (X-Ray)



## Full readout chain





Full readout chain verified with laser test:  
Sensor  $\rightarrow$  in-pixel CSA+comparator  $\rightarrow$  end of column readout circuit

- CMOS digital circuits within pixels.
- Fully exploiting the advantages of the 55nm process. Integrate TDC within pixels.




# Module and Stave : Design

Three designs under consideration,  
will converge on a design following an evaluation process based on requirements.





UP.E.v2

UP.X.v1




UP.W.v1





Module prototype





stave prototype


UP.E.v2 design:

- Prototyping on Module and Bare stave are ongoing
- For the dummy module, wire bonding test also performed

Prototyping of the other designs also carried out, ongoing.



- Chips thermal power: 200 mW/cm<sup>2</sup>
- flex power: 40 mW/cm<sup>2</sup>
- UP box temp: 26.8 °C
- CO<sub>2</sub> input temp: -20°C,
- Pressure: 2 Mpa




Thermal resistances of flexes dominate

- Controls  $\Delta T$  for the full stave and module
- Aside: if use honeycomb *only* for core,  $\Delta T$  increases significantly

$\Delta T [K] = R_{TH} \dot{Q} [W]$	for MODULE	4.292 °C
	for FLEX	4.020 °C
	for BARE STAVE	1.695 °C
	for INTEGRATED STAVE	10.007 °C








←  $\Delta T$

- Thermal studies w.r.t different detector designs kicked-off
- Input for evaluating the detector designs



# Module and Stave: Readout Flex

70cm



Item	value
Test time	~45 min
N bits	$3.4 \times 10^{12}$
NUM. Error bits	0
Bit Error Rate (95%CL)	$< 8.8 \times 10^{-13}$

- Single differential pair with impedance 100  $\Omega$
- Balance between signal integrity and material budget
- Test the maximum length of differential pairs

- LHCb detector faces challenges for the Upgrade II phase with high-luminosity.
- Upstream Tracker will be upgraded to Upstream Pixel detector (UP)
- UP detector R&D studies progressing well
- Good results on chip development, module/stave design and prototyping, software studies.

Thank you for your attention!