




LHCb Trigger & DAQ System Overview

刘国明 华南师范大学


湖南湘潭, 2025.7.4


LHCb Detector in Run3

- Single-arm forward
 spectrometer at the
 LHC
- p-p bunch crossing rate: 30 MHz
- Luminosity:
 2×10³³ cm⁻²s⁻¹



LHC Schedule










Shutdown/Technical stop Protons physics Ions Commissioning with beam Hardware commissioning

Last update: November 24

LHCb Upgrade I: trigger-less readout

- Complete replacement of DAQ
- fully software trigger (HLT1 + HLT2)




2025年超级陶粲装置研讨会,湖南湘潭

Why trigger-less readout?

- Run 1 & 2:
 - > Instantaneous luminosity:

 $4 imes10^{32}\,\mathrm{cm^{-2}\,s^{-1}}$

- > L0 trigger: hardware (40 \rightarrow 1 MHz)
 - using high Pt /Et signatures
 - 1 MHz limit saturates hadronic modes
- Solution: read full event at bunch-crossing rate
- high event rate but small event size




Dataflow in Run3

Two stages of software filtering:

- HLT1 on GPGPUs
- HLT2 on a CPU farm






DAQ Architecture in Run3


- Event rate: 30 MHz nonempty bunch crossing
- Event size: ~ 100 kB
- Event Building (EB)
 bandwidth: ~ 32 Tbit/s

- PCIe40 readout boards
- Dedicated event builder network InfiniBand 200 Gbit/ s



Even Builder Datacenter






Even Builder - Rack


- 164 EB servers
- 24 racks: 18 EB, 2
 control, 4 storage
- 28 40-port IB
 HDR switches: 18
 leaf and 10 spine





Event Builder Server

- CPU: 2 AMD EPYC 7502, 32 cores
- RAM: 512 GB DDR4
- 8x PCIe Gen4 x16 slots :
 - ➤ 1-3 GPGPU (RTX A5000)
 - 3 Readout Boards (TELL 40)
 - > 2 InfiniBand HRD NICs (200 Gb/s)
- Every Readout Unit (RU) receives a fragment of the event
- Every Builder Unit (BU) has to gather all the fragments of the event




PCIe40 Readout Board

- Intel Arria10 FPGA
- PCIe Gen3 x16
- 48x10G capable transceiver on 8xMPO for up to 48 fullduplex Versatile Links
- First pre-processing of the data on board




Server Performance



Server: 2X GPUs, 2X InfiniBand 100G cards and 2X TELL40 cards.

[LHCB-FIGURE-2019-009]


Event Builder: Traffic scheduling



- The processing of N events is divided into N phases (N is the number of EB nodes)
- In every phase one RU sends data to one BU, and every BU receives data from one RU
- During phase n RU x sends data to BU (x + n)%N


Congestion-free traffic on "selected networks" (e.g. fat-tree networks)

System scalability



[One year of LHCb triggerless DAQ]

Trigger in Run3



Allen project: HLT1 on GPU

Framework for GPU-based execution of an algorithm sequence

https://gitlab.cern.ch/lhcb/Allen


Cross-architecture compatibility:

CPU, NVidia GPU (CUDA), AMD GPU (HIP)

- Algorithm sequences defined in python, generated at runtime
- Only single precision is used
- Thousands of events are processed in parallel


HLT1 computing throughput

- Putting GPUs in EB free PCIe slots to reduce cost
- 30 MHz goal can be achieved with ~340 GPUs (maximum the Event Builder server can host is 500)
- Throughput scales well with theoretical TFLOPS of GPU card




DAQ in Run4

- Target luminosity and overall trigger strategy unchanged
- Upgraded RICH will use
 IpGBT
- IpGBT cannot reach the surface data center
 - EB expansion in cavern



Upgrade II - Run5


- LHCb Trigger evolution: Run 5
 - $\blacktriangleright \quad Luminosity: 2 \cdot 10^{33} \rightarrow 1.5 \cdot 10^{34} \text{ cm}^{-2} \text{s}^{-1}$
 - ▶ Pileup: $5 \rightarrow 40$
- Keep 40 MHz readout
 - ➢ But event size increase (pileup, upgraded detectors)
 → up to 200 Tbps DAQ
- More accelerated reconstruction in HLT
 - GPU in HLT2 reconstruction, clearly
 - Evaluating RETINA or other FPGA-based fast tracking in the whole detector upstream to HLT1
- big saving on buffer and HLT2 needs



DAQ in Run 5?

Network-attached DAQ:


- DAQ boards are standalone entities
- attached to the network
- independent of the readout servers



DAQ in Run 5?

Flexible design adaptable to market offer in LS4:

- Compute can take any form factor, as long as it has a network input
- Some data aggregation to be done in network instead of FPGA
- Exploits "cheap" networking




DAQ in Run 5?


• Less resource efficient:

Network links are used mostly "halfduplex"

- Event building is "distributed" all over the compute servers
 - network optimization needed
- Might prevent using advanced
 RDMA on builder units




Back to Run 1&2?



DAQ Board in Run 5?

A proposed Solution: NetGBT




DAQ Board in Run 5?

A proposed Solution: NetGBT

- Media converter based on a mid-end FPGA with many transceivers available.
- Interfacing with a number of IpGBT links and convert them into UDP/IP packets.
- A buffering layer should be added between the NetGBT network and the Event Builder network.
 - Dual Layer Switched Network
 - Host-Direct
 - Smart PHY Switched (SFP+, QSFP+ ...)


DAQ Board in Run 5?

Buffering layer: Smart PHY



2025年超级陶粲装置研讨会,湖南湘潭

R&D on links: 100GbE@FE



- No backend-approach: proof of concept validated
 - Unidirectionality
 - COTS compatibility
 - Ethernet frame compatible with SEU induced burst errors

Summary


- The LHCb TDAQ system have been running successfully with the load of 32 Tb/s in Run 3
- Flexibility and scalability are essential
- Run 4 will keep overall TDAQ architecture unchanged hopefully
- R&D for Run 5 ongoing: follow the latest developments of HPC/AI, Ethernet all the way, …

Thanks for your attentions!


Backup Slides



Dual Layer Switched Network



NetGBT



R&D on links: 100GbE@FE

- Intermediate approach:
 Translator modules
 - SFP+ (10G lpGBT -> 10GbE) in test
 - QSFP (4x10G/VL+ -> 40GbE) module designed
 - CWDM (4x25G DART
 -> 100GbE) module :
 feasibility under study

