



The ALICE Inner Tracking System 3 (ITS3) a vertex detector based on wafer-scale, bent Monolithic Active Pixel Sensors

Francesca Carnesecchi

On behalf of the ALICE collaboration



19th November 2024, Guangzhou, China International Workshop on Future Tau Charm Facilities



FTCF 2024













How can we further improve the ITS2 performance? -

Replacing the 3 innermost layers with new ultra-light, truly cylindrical layers

Idea – reduce material budget

How can we further improve the ITS2 performance?

Replacing the 3 innermost layers



- Removal of **circuit board** \rightarrow possible if integrated in circuit (stitching)
- Removal of water cooling \rightarrow possible if power consumption < 40 mW/cm²
- Removal of mechanical support → possible if self supporting arched structure (benefit from increased stiffness by rolling silicon wafers)



ITS3 TDR, CERN-LHCC-2024-003, https://cds.cern.ch/record/2890181

From 432 to 6 bent sensors

ITS3: an ultra-light, truly cylindrical layers made of wafer scale 65 nm MAPS

Key ingredients:

- 300 mm wafer-scale MAPS sensors, fabricated using stitching
- thinned down to 50 µm, making them flexible
- bent to the target radii
- mechanically held in place by carbon foam ribs
- cooled down by air

Layer parameters	Layer 0	Layer 1	Layer 2
Radial position (mm)	19	25.2	31.5
Length (sensitive area) (mm)		259.992	
Sensor azimuthal width (mm)	58.692	78.256	97.820
Total sensor thickness (um)		≤ 50	





LHCC-2024-003. https://cds.cern.ch/record/2890181



Improvement of **pointing resolution**:

- Reduction of material budget $(0.36 \rightarrow 0.07 \text{ X}_{0}/\text{layer})$
- **Closer** to interaction point $(23 \rightarrow 19 \text{ mm})$
- Smaller and thinner beam pipe $(18 \rightarrow 16 \text{ mm}, 700 \rightarrow 500 \text{ }\mu\text{m})$

\rightarrow boost of the ALICE core physics program,

largely based on low momenta and secondary vertex reconstruction

ITS3 - roadmap and main challenges

Outline

Support with carbon foam ribs (handling ultra thin structures) and air for cooling

Several mechanical prototypes manufactured, procedures to handle large thin chips and thermal tests done

Silicon flexibility and bending: ultra-thin, bent Monolithic Active Pixel Sensors

Proof of concept demonstrated for both 180 nm and 65 nm, performance of bent silicon at different target radii done

Sensor design: 65 nm CIS process of TPSCo Qualification done

Stitching of wafer scale-chips

Production and test of first stitched done, 26 cm-long MAPS

Final sensor prototype

Design almost finished, to be submitted by early 2025



Engineering Model 1

Support and cooling



Support and cooling optimization, maintaing the low material budget

- carbon foam as **spacers**
- optimezed/improved for amount of glue and distortion



ERG Carbon @Duocel

@Duocel $\rho = 50 \text{ kg/m}^3$ $K = 0.05 \text{ W/m} \cdot \text{K}$



ALICE Support and cooling



Air cooling, thermal and stability test:

- A set of bread board models based on heating elements
- Placed in a custom wind tunnel, thermal and mechanical properties studied

Support and cooling optimization, maintaing the low material budget

- carbon foam as spacers ►
- optimezed/improved for amount of glue and distortion



ERG Carbon @Duocel $\rho = 50 \text{ kg/m}^3$ $K = 0.05 W/m \cdot K$



Temperature variation



Vibrations, center (8 m/s)



Sensor design: MLR1

- Multi Layer Reticle 1

First submission in the Tower Partners Semiconductor (TPSCo) **65 nm technology** Multi Layer Reticle 1: received in 09/2021

Benefits:

- larger wafers: 300 mm (instead of 200 mm), single "chip" is enough to equip an ITS3 half-layer
- smaller structure sizes:
 - lower power consumption
 - improve spatial resolutions
 - increase in-pixel circuitry
 - increase yield



Charge Collection efficiency and speed

Ш

.Carnesecchi,

The ALICE ITS3

19th November 2024, FTCF,

Sensor design: MLR1

- Multi Layer Reticle 1

First submission in the Tower Partners Semiconductor (TPSCo) **65 nm technology** Multi Layer Reticle 1: received in 09/2021

Benefits:

larger wafers: 300 mm (instead of 200 mm), single "chip" is enough to equip an ITS3 half-layer

Charge sharing

- smaller structure sizes:
 - lower power consumption
 - improve spatial resolutions
 - increase in-pixel circuitry
 - increase yield
- 55 prototype chips
 - With various differences, among others: processes, pitches
- verification of the technology done, for charge collection efficiency, detection efficiency, radiation hardness
- technology explored far beyond the requirements of ITS3 in terms of radiation hardness and time resolution



Charge Collection efficiency and speed

The ALICE ITS3 19th November 2024, FTCF, F.Carnesecchi,

Sensor design - performance



Fe-55 radioactive source

For the modified process:

- full depletion of sensors
- electric field pointing to collection electrodes

https://doi.org/10.1016/j.nima.2024.169896

For different pitches, 10 to 25 μ m:

- similar results
- allows to choose optimal pitch



Demonstrated also an excellent detection efficiency over large threshold range for modified processes, for all pitches

F.Carnesecchi, 19th November 2024, FTCF, The ALICE ITS3 12

Sensor design - performance



Process: modified with gap

https://doi.org/10.1016/j.nima.2023.168589 https://doi.org/10.1016/i.nima.2024.170034

Efficiency and FHR:

- At ALICE-ITS3 requirements irradiation level slightly larger fake rates, but still largely operational
- At $10^{15} n_{eq}/cm^2 \rightarrow ~99\%$ efficiency reached at 20°C

Time resolution:

For a 10 µm pitch, 67 ps reached



Silicon flexibility and bending

50 µm Dummy chip

Radius = 3 cm

- Dummy wafer of 50 µm can be wrapped around beam pipe
- Bending force scales as (thickness)-3
- Radii of 1.8 cm are easily reached

ALICE

Silicon flexibility and bending

Mechanical mockup of 3 truly cylindrical dummy layers

- Several mockups done



Silicon flexibility and bending of ALPIDEs

Tension wire

Functional chips (ALPIDEs) have been bent routinely
Soveral wave were explored (bending before bending)

• Several ways were explored (bending before bonding, 16 or vice versa, different jigs) Jig radius = 18 mm

MWW Z9PEL COL

ALPIDE, 50 µm

2 6L NO 32010

Silicon flexibility and bending of ALPIDEs

The chips continue to work

https://doi.org/10.1016/j.nima.2021.166280

- Full mock-up called "µITS3": 6 ALPIDE chips, bent to ITS3 target radii
 - Beam test on µITS3: uniform among different radii



µITS3: 6 ALPIDEs bent



ALICE Silicon flexibility and bending of MLR1

- special boards developed to **bond and test** MLR1 structure
 - measurements confirm no performance degradation
- bending and assembly of full L0 using MLR1 wafers
 - wirebonded to an FPC



wire

bonding

F.Carnesecchi, 19th November 2024, FTCF, The ALICE ITS3

Stitching – a wafer scale sensor





Stitching – a wafer scale sensor







ER1: stitched wafer-scale MAPS in 65 nm

Engineering Run 1 (ER-1), received in 05/2023

- First MAPS for HEP using stitching
 - one order of magnitude larger than previous chips
 - based on TPSCo 65 nm, MLR1
- MOSS: 14 x 259 mm, 6.72 MPixel
 - MOnolithic Stitched Sensor
 - 2 different pitches
- MOST: 2.5 x 259 mm, 0.9 MPixel
 - 18 x 18 μm²
 - more dense design, different power granularity
- Single unit → Baby-MOSS (~ reticle-sized)
- Plenty of small chips (like MLR1)



ER1: stitched wafer-scale MAPS in 65 nm

Engineering Run 1 (ER-1), received in 05/2023

- First MAPS for HEP using stitching
 - one order of magnitude larger than previous chips
 - based on TPSCo 65 nm, MLR1
- MOSS: 14 x 259 mm, 6.72 MPixel
 - MOnolithic Stitched Sensor
 - 2 different pitches
- MOST: 2.5 x 259 mm, 0.9 MPixel
 - 18 x 18 µm²
- S Required dedicated design effort:
 - understanding **stitching** rules to make a particle detector
 - redundancy, fault tolerance

Crucial exercise to understand:

- yield
- possible defects
- uniformity







10 Repeated Sensor Units (**RSUs**). For every RSU:

- Top and bottom halves with different pitches
 - ▶ 22.5 µm → less compact layout, 256x256 pixels
 - 18 µm → compact layout, 320x320 pixels
- For every half, 4 different regions with different designs





10 Repeated Sensor Units (**RSUs**). For every RSU:

- Top and bottom halves with different pitches
 - 22.5 µm → less compact layout, 256x256 pixels
 - 18 µm → compact layout, 320x320 pixels
- 1.5 mm For every half, 4 different regions with different designs

- Handling and picking understood for such a large chip
- 82 MOSS bonded on carrier board

MOSS – testing campaign

Comprehensive test of several sensors

Before picking and bonding on carrier:

Wafer-probing

In laboratory, 3 main steps:

- Impedance tests between power nets
- Power ramp (slowly by domain) \rightarrow using a thermal camera
- Functional tests
- ightarrow All to get yield, uniformity and performance

In beam tests:

Performances in terms of efficiency and FHR



►

►

MOSS – powering yield



F.Carnesecchi, 19th November 2024, FTCF, The ALICE ITS3 27

ALICE **MOSS – powering yield**

SEM cross section of the top two metal layers



MOSS – beam test

Efficiency and FHR:

Confirmation of expected performance from small-scale prototypes (MLR1)



MOSAIX: the final stitched wafer scale prototype

Engineering Run 2 (ER-2)

- Sensor divided in segments (20 mm sensor height)
- Pixel pitch: 20.8 x 22.8 µm²
- 12 RSU per segment
- 12 different pixel/matrix variants per RSU
 - to fine tune operational margins
- Increased granularity of power network to selectively switch of malfunctioning parts
 - 144 units per segment (12x12)
 - for MOSS there were 20
- Submission foreseen for beginning of 2025





Conclusions

Upgrade of the ALICE Inner Tracking System, ITS3. Aim at truly cylindrical wafer-scale MAPS sensors Ultimate vertex detector. Installation of new inner layers for LHC LS3 in 2026-2029.

Ultra light detector mechanics and cooling estabilished

Using carbon foam for support and air cooling

65 nm sensor design validated

Improved charge collection efficiency with new design, 100% detection efficiency reached and radiation hardness higher than what needed

Silicon flexibility and bending proved

Full mock-up of the final ITS3 done, uniform performances among different radii

First stitched MAPS in 65 nm done. The chips work and the performance met the requirements

Yield studied and faulty found and understood, test beam performance excellent. Fundalmental step for increasing yield in next submission

Next step: MOSAIX, the final sensor prototype for ITS3

Sensor expected for summer 2025

Backup

Material budget





Air cooling – Thermal performance

Si and Polyimide sandwich copper serpentines embedded







MLR1 efficiency – Modified with gap

https://doi.org/10.1016/j.nima.2024.169896



ITS3 - Flexibility of silicon



Figure 4.40 Setup for the bending strength measurements

- Bending force scales as (thickness)⁻³
- Radii of 1.8 cm are easily reached



Physics Performance

ITS3 Physics Performance study, https://cds.cern.ch/record/2868015 ITS3 TDR, CERN-LHCC-2024-003, https://cds.cern.ch/record/2890181

- Pointing resolution improved of a factor 2 \rightarrow improved separation of secondary vertex
- Many observable strongly benefit or becoming in reach:
 - Charmed and beauty baryons
 - Low-mass di-electrons
 - Full topological reconstruction of B_s

Red = ITS3 Blue = ITS2

