

NICA中的MAPS研究

肖乐 华中师范大学





中國科學院為能物昭納完備 Institute of High Energy Physics Chinese Academy of Sciences













□ 项目背景

□ 55 nm CIS工艺像素芯片研究

□ 180 nm高压工艺像素芯片研究

□ 130 nm体硅工艺像素芯片研究



项目背景——NICA及其MPD探测器











□ 项目背景

□ 55 nm CIS工艺像素芯片研究

□ 180 nm高压工艺像素芯片研究

□ 130 nm体硅工艺像素芯片研究



55 nm CIS工艺像素芯片研究——工艺开发



55 nm CIS工艺像素芯片研究——芯片设计





M5

GND,

OUT

Periphery VDDA



像素阵列工艺验证芯片





像素阵列工艺验证芯片测试系统





⁵⁵Fe测试



像素阵列芯片观测到的55Fe信号,160mV

55 nm CIS工艺像素芯片研究——芯片测试

⁵⁵Fe能谱



11

55 nm CIS工艺像素芯片研究——芯片测试







55 nm CIS工艺像素芯片研究——芯片设计和测试









□ 项目背景

□ 55 nm CIS工艺像素芯片研究

□ 180 nm高压工艺像素芯片研究

□ 130 nm体硅工艺像素芯片研究







180 nm BCD工艺:

>高压: 70V,实现较大耗尽层。
>四阱工艺: NW、PW、DPW、DNW,实现高压隔离
>6层金属
>顶层金属厚度: 4微米,实现较小电压降

▶方块电阻: 3Kohm/方块,电容: 2fF/um²,实现小面积▶工艺稳定,产能有保证

180 nm高压工艺像素芯片研究——芯片设计





MPW芯片列表
serializer
FEE
MOS radiation
PLL 2.2G
current DAC
diode+SF
diode_ALPIDE
PLL 200M
diode array
diode+SF DT
TDC
ADC
voltage DAC
CSAHIGHHIT
PDH+bandgap+Abuffer

180 nm高压工艺像素芯片研究——芯片设计





第二次流片

序号	Top cell name
1	MIC6_V2_top_2_2
2	mos_dut
3	TOP_Du
4	PXLArray_Bias_Buffer_io_read_spi
5	cyclic_adc_layout_io_v2
6	PAD_final
7	PXL_IO
8	Pipeline_SAR_ADC_TOP
9	top
10	AFE_IOZ1
11	MAPS_TEST2_CHIP
12	tcic2_5VP230926AIO_NRA
13	PLL_withdummy
14	Comparator_TopCell_Density
15	full_io_prbs_dummygai
16	FineTDCADC_Buffer_IO_dummy
17	two_way_10x20_TAPOUT
18	Double_Pixel_Delay_1x10_OK_TAPOUT_TEST
19	Four_directions_3x3_TAPOUT_0418
20	Double_Pixel_Delay_1x10_OK_0424_TAPOUT
21	Four_directions_3x3_TAPOUT
22	Pixel_32_CSA_HNVW_Dummy
23	1764_2p5
24	CSA_Chip_Dummy
25	TOP_S_new
26	folded_cascode2_fb_buffer_IOnoCCE_dummy
27	topDAC_CHIP_TOP_V2
28	folded_cascode2_fb_buffer_IOnoCCEctest_dummy
29	PXLARRAY_Chip
30	SER_PLL_IO_ALL
31	CSA_HighHit_CHIP
32	PXLARRAY_Chip_topmetal
33	PulseReset_folded_cascode2_fb_buffer_IO_dummy
34	folded cascode? fb buffer IO dummy





像素阵列测试芯片





- ▶ 像素结构: Diode + SF
 ▶ Pixel Size: 30 × 30 um
 ▶ Array Size: (4 × 4) × 6
 ▶ Chip Size: 1580um × 1550um
 ▶ PXL<0:7>: DIODE RESET
- PXL<8:15> : PMOS RESET



测试系统



⁵⁵Fe能谱 (衬底偏压OV)



"校准锋"的位置在ADC Value 35.5 -> 1640e-。



90Sr能谱 (衬底偏压OV)



事例率1440个/小时

MPV = ADC Value 10->462 e^{-1}

180 nm高压工艺像素芯片研究——MIC6_V2





2 cm

- 芯片大小: 2 cm X 0.695 cm.
- 分成两个区域:低压区NW (1.8V)和高压区 HVNW (70V).
- 像素尺寸 (25 μm x 34 μm) 包括7种尺寸的diode.
- 外围模块包括数字读出模块、Bandgap, VDAC, IDAC, Serilizer
 和PLL等。





Pixel in HVNW

Pixel in NW

0.695 cm

180 nm高压工艺像素芯片研究——MIC6_V2









测试系统照片

MIC6_V2芯片照片





□ 项目背景

□ 55 nm CIS工艺像素芯片研究

□ 180 nm高压工艺像素芯片研究

□ 130 nm体硅工艺像素芯片研究







130 nm体硅工艺像素芯片研究——芯片测试

像素阵列测试芯片







测试系统





55Fe能谱 (高阻衬底-9V偏压)



Fe源信号并未完全到达感应区,没有测量到校准锋





90Sr能谱(低阻衬底)





90Sr能谱 (高阻衬底0V偏压)



事例率2760个/小时

MPV = ADC Value 8.5





90Sr能谱 (高阻衬底-9V偏压)



事例率11700个/小时

MPV = ADC Value 12.5



⁹⁰ Sr测试	55 nm CIS工艺	180 nm 高压工艺 0V偏压	180 nm 高压工艺 -9V偏压	130 nm 体 硅工艺 低阻衬底	130 nm体 硅工艺 高阻衬底 0V偏压	130 nm体 硅工艺 高度衬底 -9V偏压
MPV (ADC Value)	10 (178e ⁻)	10 (462e-)	待测	6.5	8.5	12
事例率(个/小时)	4100	1440	待测	840	2760	11700
像素大小	24u×24u	30u x 30u		40u x 40u		

130 nm体硅工艺像素芯片研究——MIC6_V3





130 nm体硅工艺像素芯片研究——MIC6_V3









□ 项目背景

□ 55 nm CIS工艺像素芯片研究

□ 180 nm高压工艺像素芯片研究

□ 130 nm体硅工艺像素芯片研究







探索了适合MAPS像素芯片三种不同工艺

▶ 55 nm CIS工艺: ◆ 三阱(合作开发了第四阱Deep PW) ◆ 首次基于国产工艺设计的MAPS测量到⁵⁵Fe能谱和⁹⁰Sr能谱, ⁵⁵Fe的CCE>93.5% ◆ 成功验证读出架构芯片MIC6_V1,每1.56ns读出8个像素(ALPIDE每25ns读出1个像素) ▶ 180 nm 高压工艺:

- ◆ 四阱、高压70V
- ◆ 像素阵列测试芯片可以测量到55Fe能谱和90Sr能谱。下一步增加衬底负偏压。
- ◆ 设计了MIC6_V2全功能MAPS芯片,搭建完成测试系统,即将测试。

▶ 130 nm体硅工艺:

- ◆ 三阱(合作开发了第四阱Deep PW)、全高阻衬底
- ◆ 像素阵列测试芯片可以测量到55Fe能谱和90Sr能谱。高阻衬底和负偏压效果明显。
- ◆ 设计了MIC6_V3全功能MAPS芯片,刚刚拿到芯片晶圆,即将展开测试。



谢谢大家!









55 nm CIS工艺:

- CIS
- N-well/P-well/Deep N-well/Deep P-well
- 4 metal layers
- Thickness o epi-layer 2.5~5 μ m
- Resistivity 10 Ω ·cm
- Stitching





TCAD simulation: charge



- MIP: 80 e⁻/hole pairs /µm
- Charge deposited: ~ 400e⁻ in epi. Layer
- Charge collected: 526 e⁻;
 - Substrate contributing ~20% of charges
- Charge collection time: ~5ns (90%)
- Hit in the pixel center
- Time will extend to ~ 100 ns if hit in the pixel corner



Charge collection situation for hit in the center of the diode





Design of the first prototype for the sensing diode study



Figure: layout of the 1st prototype, consists of 3 big matrices for various purposes; including 3 pixel pitches (8µm×8µm, 16µm×16µm & 24µm×24µm)

- 3. 3 diode matrices without readout electronics
- for direct measurement of leakage current and sensing diode capacitance

- **1.** 18 sub-matrices of 16*16 pixels with serial analogue output for the study of
 - Pixel geometries
 - Charge collection electrode and reset structures
 - 2. 21 mini-matrices of 4*4 pixels with

parallel analogue output for

- further study of pixel geometries
- study the charge collection time within a cluster





55 nm CIS, Fe55源, 模拟前端输出波形150mV

55 nm CIS工艺, Fe55源, 源跟随输出波形50mV 1640e⁻

diode+金属走线+前端输入管电容不超过3fF





- Node-based readout:
 - 4×2 pixels form a super pixel group
 - Each super pixel group shares a node of sparse readout logic circuit
 - The hit information is asynchronously transmitted to the bottom of the doublecolumn through the readout nodes
 - Asynchronous data driven based on four-phase handshake
- When a super pixel group is hit, 22 bit data will be generated, including 4-bit super pixel group address, 10-bit time counter and 8-bit hit shape









异步电路结构



Muller-C单元







- pixel pitch (25 μ m \times 34 μ m) with 7 diodes in different size
- including test module

1. Low voltage area of 150 rows \times 150 columns (6 kinds of diode) in NW for the study of Pixel performance, Charge collection efficiency.

2. High voltage area of 91 rows \times 20 columns in HVNW for the study of Pixel performance, Charge collection efficiency.

3. Periphery modules with bias, readout and control.

180 nm 高压工艺MIC6_v2芯片设计





Pixel in NW





1.2Gbps Serilizer and 2.2GHz PLL



Pixel in HVNW

Bandgap, 8bit VDAC and 8bit IDAC

